Zip CPU

@zipcpu

FPGA design engineer and blogger, placing particular emphasis on test and formal verification