
@PhilipSchonenb2 @blind_via It’s not set in stone. I’d probably be targeting a 130 nm process for the ASIC. Very little of my CPU architecture work has been outside of the chip, so a slow speed gives me a chance at making less mistakes.
This personal project would be a reintroduction to VLSI for me.
English






















