** Towards a RISC-V Open Platform for Next-generation Automotive ECUs #riscv lnkd.in/ghEy-HqY
English
John Round
2.1K posts
John Round
@openhwsw
Senior technologist sharing info I find on news and innovative ideas leveraging RISC-V and other open community projects. *Personal page views are my own
Austin, TX Katılım Mart 2019
211 Takip Edilen474 Takipçiler
** A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs #riscv lnkd.in/gukiH7hv
English
** Upcoming low cost RISC-V breakout boards start at $1.99 #riscv lnkd.in/gPJTv9nN
English
** Cadence and Imperas Support NSITEXE in the Development of Advanced RISC V Vector Processor IP for Automotive AI Applications #riscv lnkd.in/gvzA-U3N
English
** LicheePi 4A RISC-V SBC gets 16GB/128GB version, metal enclosure, 10.1-inch display, and more accessories #riscv lnkd.in/g24HY3xD
English
** Apache NuttX RTOS on RISC-V: Star64 JH7110 SBC #riscv lnkd.in/gS2EpFzf
English
** Lichee Pi 4A available with up to 16GB RAM and 128GB eMMC #riscv lnkd.in/g9mUmHaj
HT
** Free Bits: Latency Optimization of Mixed-Precision Quantized Neural Networks on the Edge #riscv lnkd.in/gHRBcERv
English
** Codasip welcomes Axel Strotbek as new chairman of the board #riscv lnkd.in/g5HUaWg4
English
** China Releases Its First Open Source Operating System #riscv lnkd.in/gfkwnZpG
English
** Imperas Helps Navigate the Journey to RISC-V Based Silicon at DAC 2023 #riscv lnkd.in/gkfFk4CJ
English
** @HPCpodcast: An Architecture Update from RISC-V International CTO Mark Himelstein #riscv lnkd.in/gWWSQvvG
English
** RISC-V Summit Europe 2023 | Overview #riscv
// Barcelona Summit videos are available!, Regards J lnkd.in/gdzxAm76
English
** When tapas meet tech: Barcelona’s RISC-V Summit feeds our appetite for innovation #riscv lnkd.in/gik3haE9
English
** MangoPi RISC-V router will support dual GbE, dual USB 2.0, CAN bus, RS485, and more #riscv lnkd.in/g-VV5hjR
English
English
** SPEAR-V: Secure and Practical Enclave Architecture for RISC-V #riscv
lnkd.in/g7_UNQua
English
** RisCO2: Implementation and Performance Evaluation of RISC-V Processors for Low-Power CO2 Concentration Sensing #riscv lnkd.in/gUUMZTBR
English
** Tiempo Secure's new TESIC RISC-V IP successfully passes SERMA CC EAL5+ security assessment tests #riscv lnkd.in/gPimfknX
English