Sabitlenmiş Tweet

Here is a demo of my IFS fractal renderer, implemented as a Verilog FPGA core for the #MiSTer platform, seen here running on a @Heber_Limited #Multisystem2
youtube.com/watch?v=3xQkZl…
#IFS #Fractals @MultisystemFPGA

YouTube
English
















