SiFive

3.7K posts

SiFive banner
SiFive

SiFive

@SiFive

As the pioneers who introduced RISC-V to the world, SiFive is transforming the future of compute. With SiFive, RISC-V has no limits!

San Mateo, CA Katılım Nisan 2016
856 Takip Edilen14K Takipçiler
SiFive
SiFive@SiFive·
Why the "Zonal Shift" Demands a New Approach for Automotive Compute The modern vehicle is no longer just mechanical; it’s a highly complex electronic system of sensors, wiring and compute. In many cases car manufacturers are having to completely re-engineer their cars from the ground up.  As part of this, automotive architectures are evolving to Zonal controllers to reduce cost, weight, and power. Strict real-time performance, functional safety, and cybersecurity are no longer "nice-to-haves"—they are the baseline. At SiFive, we believe RISC-V is the key to unlocking this next generation of automotive. By leveraging an open-standard ISA, we aren't just improving performance; we are: ✅ Boosting supply chain resilience. ✅ Bringing standards-based RISC-V ISA for safety and compute ✅ Providing customers with a roadmap backed with years of investment The future of automotive is open, with freedom from single-vendor lock in. Discover how SiFive is powering the Zonal revolution: na2.hubs.ly/H04nMGc0 #AutomotiveDesign #RISCV #ZonalArchitecture #Semiconductors #SiFive #FutureOfMobility
SiFive tweet media
English
0
0
2
320
SiFive
SiFive@SiFive·
Ever wondered how RISC-V stays so efficient while keeping hardware simple? It all comes down to how we handle addressing modes in software rather than hardware. In our latest technical blog, we explore the vital role of Code Models within the RISC-V toolchain and how they empower designers to optimize performance. Key Takeaways: ▪️Simplicity by Design: RISC-V minimizes hardware costs by using only three basic addressing modes: PC-relative, Register-offset, and Absolute. ▪️Software Flexibility: We rely on modern toolchains to optimize addressing, achieving similar code size to complex ISAs with vastly simpler decoding rules. ▪️Medlow vs. Medany: Learn the functional differences between these two primary code models and how they determine where your code can be linked in the address space. ▪️ABI vs. Code Model: We clear up common misconceptions about how code models interact with function interfaces and pointers. By using fusible multi-instruction sequences and linker relaxation, RISC-V offers the power of variable-length addressing without the hardware bloat. Read the full technical breakdown here: na2.hubs.ly/H04lCV_0 #SiFive #RISCV #Semiconductors #ComputerArchitecture #Coding #TechBlog #OpenStandard
SiFive tweet media
English
0
0
5
614
SiFive
SiFive@SiFive·
Happy Pi Day! 🥧 At SiFive, we believe you should never have to compromise on your architecture. Our mission is to lead the RISC-V revolution by empowering you with high-performance, customizable, and open-standard processor IP. Why settle for a "pre-baked" solution? With SiFive, you truly can have your pi and eat it too: • Customization Without Compromise: Use our Core Designer tool to tailor your IP to your exact workload. You get the specific performance you need without the overhead of unused features. • The Gold Standard of RISC-V: Our SiFive Intelligence™ family leverages the RISC-V Vector (RVV) extension to handle massive mathematical workloads and AI models with unmatched efficiency. • Limitless Potential: From Automotive to Data Centers, we provide the flexibility to avoid vendor lock-in and build silicon that differentiates your product in the global compute landscape. Stop choosing between flexibility and performance. Unlock your potential with the freedom to innovate on the open standard. #PiDay #RISCV #SiFive #Innovation #CustomSilicon #AI
SiFive tweet media
English
1
2
13
1.1K
SiFive
SiFive@SiFive·
Hello, SNUG Silicon Valley! The SiFive team is live at the Santa Clara Convention Center for Synopsys Converge 2026. If you're attending, come find us tomorrow for a deep dive into the latest RISC-V innovations. Our experts are on-site and ready to discuss how we’re shaping the future of high-performance compute together. 📍 Where: Santa Clara Convention Center 📅 When: We’re here through tomorrow, March 12th! Stop by, say hello, and let’s talk about what’s next for semiconductor design. See you there! #SiFive #Synopsys #Converge2026 #RISCV #Semiconductor #SantaClara
SiFive tweet mediaSiFive tweet mediaSiFive tweet media
English
0
2
11
920
SiFive
SiFive@SiFive·
A huge thank you to everyone who visited the SiFive booth at the University of Tokyo! It was a great day of technical discussions at the Hongo Campus. We enjoyed sharing how SiFive is leading the RISC-V revolution in Japan and beyond. Our team was proud to showcase: - Intelligence Products: IP specifically designed to accelerate AI and/or pair with customers custom accelerators. - Out-of-Order CPU IP: High-performance designs for applications processing. - Automotive Solutions: FuSa-certified products for safe, software-defined vehicles. If we missed you or you’d like to dive deeper into how our open-standard IP can unlock new design freedom for your next SoC, let’s keep the conversation going! 👉 Connect with us here: na2.hubs.ly/H04cfV40 Arigato gozaimasu, and we look forward to seeing you again soon! #RISCV #RISCVDayTokyo #SiFive #Semiconductors #AI #Innovation #JapanTech #UniversityOfTokyo
SiFive tweet mediaSiFive tweet media
English
0
2
10
920
SiFive
SiFive@SiFive·
We’re in New Orleans and the energy is incredible! If you’re at GOMACTech, there is still plenty of time to connect. SiFive will be at Booth #133 through Thursday, March 12th. Stop by to see our latest Intelligence products and discuss how we’re bringing secure, scalable RISC-V to the next generation of Aerospace and Defense systems. See you in the Big Easy! #GOMACTech #SiFive #RISCV #DefenseTech #NewOrleans
SiFive tweet media
English
0
1
12
692
SiFive
SiFive@SiFive·
We are excited to share our latest case study featuring Upbeat Technology, who selected SiFive Essential™ E2 and E3 RISC-V CPU IP to power their next-generation edge AI MCUs. By combining efficient 32-bit SiFive cores with their proprietary near-threshold design, UpbeatTech has achieved record-setting efficiency: 1. 16.8 μW/MHz/DMIPS operating at voltages as low as 0.4 V. 2. ~40% lower power consumption than equivalent ARM-based devices. 3. Stable, always-on operation for voice, vibration, and touch sensing via advanced Error Detection and Correction (EDAC). From AI-enabled drones to healthcare wearables, this partnership is redefining what’s possible for intelligent, battery-powered edge devices. 👉 Download the full case study by clicking the link: na2.hubs.ly/H047Zxv0 #SiFive #RISCV #EdgeAI #Innovation #Semiconductors #UpbeatTech #EnergyEfficiency
English
0
2
8
931
SiFive
SiFive@SiFive·
The SiFive team is heading to Santa Clara next week for SNUG Silicon Valley at Synopsys Converge 2026! If you are attending, we would love to connect and discuss how we are pushing the boundaries of RISC-V innovation together. When: March 11–12, 2026 Where: Santa Clara Convention Center in Santa Clara, CA Register: na2.hubs.ly/H047W8S0 We are excited to dive into the latest trends in semiconductor design and see what's next for the industry. Stop by to meet our experts and see how SiFive is shaping the future of compute. See you there! #SiFive #Synopsys #Converge2026 #RISCV #Semiconductor #TechEvents #SantaClara
SiFive tweet media
English
0
1
5
699
SiFive
SiFive@SiFive·
The theme for International Women’s Day 2026 is "Give to Gain." At SiFive, we believe that the most powerful way to give is through the sharing of foundational knowledge and expertise. Today, we recognize two of the primary architects of the SiFive mission: Megan Wachs, VP of Engineering: Megan has been instrumental in the RISC-V movement since its inception. By leading the SiFive generator team from its earliest stages to today, the team that produces our world-class processor IP, she gives our customers the opportunity to gain unprecedented choice and customization. As Employee #4, her tenure is a bedrock of our technical excellence. Chenny Wang, CVP, Application Engineering: Chenny leads the teams that partner directly with our customers to turn technical potential into real-world success. By giving her strategic guidance to our global team and partners, she ensures that everyone can gain the full advantage and performance of the SiFive products. Chenny is the embodiment of our commitment as a trusted partner to all our customers. Their leadership is not just about helping customers engineer the world’s best products. It is about giving their time, mentorship, and decades of experience to ensure that SiFive remains the "gold standard" of RISC-V that drives the ecosystem forward into the next century of compute. We celebrate Megan, Chenny, and every woman at SiFive who gives their talent to ensure the world gains a more innovative and open future. #IWD2026 #GiveToGain #SiFive #RISCV #Leadership #OpenStandard #Semiconductors
SiFive tweet media
English
0
1
5
502
SiFive
SiFive@SiFive·
There is no better time than Employee Appreciation Day to thank our incredible team of innovators and builders for the contributions that drive the success of both our customers and our company. Thank you to our employees around the world for your passion and your relentless drive to revolutionize the future of computing and AI with RISC-V. #SiFive #RISCV #EmployeeAppreciationDay #TechTalent #SiliconValley
SiFive tweet media
English
1
0
2
495
SiFive
SiFive@SiFive·
SiFive's John Simpson caught up with Sally Ward-Foxton, on her latest EE Times podcast to talk about AI, RISC-V, & how our latest Intelligence products are changing the way people think about next-generation AI architectures. Listen here: na2.hubs.ly/H03RrhN0
English
1
0
5
491
SiFive
SiFive@SiFive·
Happy Lunar New Year! 🧧 As we enter the Year of the Horse, we’re inspired by this zodiac’s spirit of energy and ambition. We are honored to have you in our "herd" as we gallop toward a successful 2026. Wishing you health, happiness, and prosperity! 🐎✨ #LunarNewYear #2026
SiFive tweet media
English
0
2
9
701
SiFive
SiFive@SiFive·
Ready for a busy CES week? We have a team on site at the Venetian if you are looking to catch up on the latest products. Contact your representative for an appointment.
SiFive tweet media
English
0
0
4
660
SiFive
SiFive@SiFive·
Our “elves” have been churning billions of possibilities through our world-class generators to deliver the most flexible, high-performance custom RISC-V CPU IP this holiday season. 🎄 Wishing you a safe and Happy Holiday season 🚀 #SiFive #Semiconductors #TechHolidays
English
0
1
5
834
SiFive
SiFive@SiFive·
Hear the latest on RISC-V and SiFive solutions for AI in this talk at SEMICON Japan by SiFIve Representative DIrector, Yoshihito Kondo #ai #RISC-V #Semicon
SiFive tweet media
English
0
1
6
999
SiFive
SiFive@SiFive·
SiFive is 5x GSA Award Winner! 🥇 We're honored to win the GSA Award for "Most Respected Private Semiconductor Company" and for this recognition of our incredible global team & partners driving the future of #RISCV! Onward! 🚀 #SiFive #Semiconductors #GSAAwards #ProudMoment
SiFive tweet media
English
0
1
7
804
SiFive
SiFive@SiFive·
🚀Curiosity + open innovation sparked the world’s fastest-growing ISA. The Computer History Museum dropped a rare interview with all 3 founders of RISC-V and SiFive — Krste Asanović, Yunsup Lee & Andrew Waterman. Watch 👉 hubs.la/Q03WWJjc0 #RISC-V #SiFive #CHM #AICompute
English
0
0
6
1.1K
SiFive
SiFive@SiFive·
Discover how tiling boosts matrix multiplication performance for AI/ML. Min, Staff Engineer at SiFive, breaks down the RISC-V Vector Matrix Extension (VME) and SiFive’s XM platform integration. Watch:hubs.la/Q03Sdd1F0 #SiFive #RISC-V #AI #VME
SiFive tweet media
English
0
1
4
841