techyed

930 posts

techyed banner
techyed

techyed

@Techyed_

advance technology, deep tech innovations, powering startups, building AI inference chips

Katılım Kasım 2018
170 Takip Edilen37 Takipçiler
Sabitlenmiş Tweet
techyed
techyed@Techyed_·
Moving my old Android app project from java to android jetpack Compose (Kotlin) #JetpackCompose
English
1
1
13
0
Dr RIYAZ
Dr RIYAZ@RIYAZ__002·
Finally, it's official, Dr. RIYAZ Alhamdulillah for this blessing. 🤲🏻
English
20
2
135
3.7K
techyed
techyed@Techyed_·
@yacineMTB Lattice FPGAs are really cool. Apart from that we have an FPGA under development.
English
0
0
0
112
kache
kache@yacineMTB·
Is there a FPGA out there that doesn't force me to use dogshit closed source software?
English
72
5
372
38.3K
Steve the Beaver
Steve the Beaver@beaversteever·
if i were a software engineer i'd pivot to hardware, but only talk about PCBs in order to saturate the PCB labor market even further and get cheap labor, while focusing on the cool parts of hardware
English
11
1
228
9.5K
techyed
techyed@Techyed_·
@pepijndevos Because FPGAs are perceived as easy and more feasible than Building Hardware.
English
0
0
1
20
Pepijn
Pepijn@pepijndevos·
My FPGA tweets always do so much better than my chip design tweets...
English
7
1
24
1.9K
Steve the Beaver
Steve the Beaver@beaversteever·
Unemployed this, underemployed that you don't get it why would i want to work a shitty software job if i have $2B just in RAM sitting at home
English
2
0
27
1.8K
techyed
techyed@Techyed_·
@jahckd Not happening anytime soon
English
0
0
1
20
jahc
jahc@jahckd·
i won't lie, there is a point where fpga logic design becomes ˢᵒᶠᵗʷᵃʳᵉ ᵉⁿᵍᶦⁿᵉᵉʳᶦⁿᵍ, and i feel so dirty having crossed it.
English
2
0
9
253
techyed
techyed@Techyed_·
@beaversteever SaaS Startups easily get Millions in investment ASIC Startups struggle with basic investment.
English
0
0
0
52
Steve the Beaver
Steve the Beaver@beaversteever·
Dear VCs, if you invest $100B in a chip design/compute startup today, in 2 years you'll have physical chips that consumers use if you invest $100B in software today, in 2 years you'll be lining up to borrow compute from the startup you passed on. choose wisely
English
7
4
124
4.5K
techyed
techyed@Techyed_·
@zeroverhe So what libraries are you going to use ?
English
0
0
0
10
techyed
techyed@Techyed_·
@beaversteever just tried to see how the "smart ai powered engineer" works
English
0
0
0
349
Steve the Beaver
Steve the Beaver@beaversteever·
we laid off our entire SWE team clawdbot closed all the software jira tickets overnight but couldn't fix a single FPGA bug Hardware is the future
English
35
16
615
58.4K
techyed
techyed@Techyed_·
Happy Australia Day 2026
English
0
0
0
20
techyed
techyed@Techyed_·
@thejobchick My friend is working to Automate the entire HR process
English
0
0
0
22
Amanda Goodall
Amanda Goodall@thejobchick·
HR is the only department that gets a free pass for being completely useless. They produce zero revenue, kill morale with endless policies, protect the company NOT you, and somehow still get invited to every meeting like they're essential. Remove 90% of HR tomorrow and the business would run smoother, faster, and happier. Change my mind. 🔥
English
1.8K
3.2K
28K
2.4M
techyed
techyed@Techyed_·
@zeroverhe Cool. Lattice is easier to get started and has some amazing energy efficient options.
English
0
0
2
19
bubble boi
bubble boi@bubbleboi·
I’m solving all the problems in SV will post when I’m done. My initial impression is the problems are not hard but working with ASCII characters as the input is. So far I’ve been parsing ASCII characters through an 8 bit AXI stream interface for simplicity but it’s terrible for throughput. Ideally I want to use a wider bus like 128 bit @ 500 MHz so I can process 16 characters at a time which is about 5 lines +/- 1 at a time. In order to do that I’d need to pipeline 2-3 stages. In the first pass i think you would just extract newline characters and chunk lines the second pass you compute rotations and interestingly this might use less DSP resources since you can aggregate left and right turns into a single summation. Not really aware of anyone doing text processing on FPGAs lol but it seems like it could be really useful so I will keep exploring and see where I end up!
bubble boi@bubbleboi

Solved in system verilog

English
3
3
88
12.3K
techyed
techyed@Techyed_·
@DanielSMatthews @nicbarkeragain Early IC design was very tedious work. Transistors were hand drawn. Computers were used for calculation but lacked advanced simulation capabilities.
English
1
0
0
164
Nic Barker
Nic Barker@nicbarkeragain·
Pretty wild to think that the C programming language (1972) is older than both the main architectures that it compiles to, x86 (1978) and ARM (1985)
English
21
43
2.1K
55.3K
Adam Taylor
Adam Taylor@ATaylorFPGA·
Lets kick off the new year with a project looking at intelligent motor control. Many robotics projects use motors which contain intelligence e.g. processors to do the actual motor drive, report positions etc. This project demonstrates how you can use a AMD FPGA such as a Spartan 7 or Spartan UltraScale+ combined with a MicroBlaze V to implement a intelligent motor controller. hackster.io/adam-taylor/in…
Adam Taylor tweet media
English
10
9
212
13.8K
Amena
Amena@AmenaiSabuwala·
NEW YEAR! NEW SERVICE LAUNCH! 🎉 Finally launching our web development & product development services at musais.com Meet my co-founder: @MaxProgramming1 (My brother) - he will be handling all development services with 6+ yrs of experience! We're offering a retainer at just $3999/month with both design & development services. (more details in website) We have got a killer team of designers & developers! Here's all our services: 1. Landing page design 2. Landing page development Custom Code/Framer 2. App Design 3. AppStore Screenshot design 4. Social Media Designs 5. Ad campaign designs 6. Pitch Deck Design 7. Web App & Dashboard Designs & Development Book a call at musais.com now!
English
25
7
199
19.8K