Swaroop Kumar Yadav

1.8K posts

Swaroop Kumar Yadav banner
Swaroop Kumar Yadav

Swaroop Kumar Yadav

@S2SmeX

Ex-Intern @TRAI | Documenting projects & learning | Building in public 🚀 Open to VLSI/Embedded roles @swaroop2sky

Katılım Ekim 2022
143 Takip Edilen295 Takipçiler
Sabitlenmiş Tweet
Swaroop Kumar Yadav
Electronics Engineering is not just about making robots.
Swaroop Kumar Yadav tweet media
English
19
77
1.1K
38.6K
Tarun
Tarun@mastinama·
🌧️ in Ambala
Indonesia
2
0
5
120
Prashant Bagri
Prashant Bagri@_prashantbagri·
@S2SmeX Okay. So you dont have to do that in HLS. Complete you block diag. Crate hdl wrapper -> generate output products -> generate bit stream -> export hardware with Bitstream. Than create a project in vitis ide with with this xsa. And pickup hello world boiler plate. And program.
English
0
0
0
7
Swaroop Kumar Yadav
Goodnight people. Today was really productive. - Made my very first vitis program run on FPGA - got frustrated about matrix multiplier program but got support from X community - Studied AXI and AMBA protocols: Understood architecture - Watched Samay Raina special on Youtube
Swaroop Kumar Yadav tweet media
English
0
0
4
205
Swaroop Kumar Yadav
Approaching 300 this is just a week ago. got lots of support from you guys.
Swaroop Kumar Yadav tweet media
English
0
0
1
4
Swaroop Kumar Yadav
Sharing glimpses of my previous project: I interfaced on board Accelerometer (Nexys A7 FPGA) and display x,y,z data on 7-segment display. check out more on : SwaroopKumarYadav.in
Swaroop Kumar Yadav tweet media
English
0
0
1
11
Swaroop Kumar Yadav
FPGAs are awesome right? This is Xilinx Spartan Die Shot image. I am building projects in VLSI and embedded stuff. Lets collaborate.
Swaroop Kumar Yadav tweet media
English
0
0
1
8
Swaroop Kumar Yadav
Using MicroBlaze, I plan to use on board temperature sensor to show real time monitoring. this is just a fake sensor logic, i implemented. just to understand the workflow. VITIS is cool btw!
Swaroop Kumar Yadav tweet media
English
0
0
6
77
Swaroop Kumar Yadav
Finally it's working. My very first program running on a FPGA with VITIS HLS. It was stressful at first, but @X community is awesome. Thank You so much guys.
Swaroop Kumar Yadav tweet media
English
0
0
1
28
Swaroop Kumar Yadav
@_prashantbagri Not in this project. I tried it once, that one is another mess. But somehow I did it. So should I export this ip back to Vitis but shouldn't I add other elements like clock, reset, fifo...
English
2
0
0
15
Swaroop Kumar Yadav
@_prashantbagri Ok can we do that. Cause I was making use of that IP in a block diagram with axi FIFO to trigger inputs to my IP and generating hdl out of it. Can you share any resources, any tutorial or any structured videos.
English
2
0
0
24
Swaroop Kumar Yadav
@Benathon Yes I made it to some extent, dealing with some clock and reset issues. But don't you think hls is far more scalable. You just have to update your cpp code.
English
0
0
1
10
Benathon
Benathon@Benathon·
@S2SmeX That’s awesome. But I don’t know many who consider HLS for projects. Are you able to just emit verilog for your IP?
English
1
0
1
11
Swaroop Kumar Yadav
@_prashantbagri Actually I got frustrated, I made this simple matrix multiplier in Vitis and packaged it as IP. Now trying to use it via vivado in order to test on FPGA. I really need a tutorial or guidance, cause currently it's just me & chatgpt.
English
1
0
0
21
Swaroop Kumar Yadav
@rohith1994kc I think of each block as an individual IC, like I am packaging my design into an ic and these are its pins, the best thing, I can design those pins as per my requirement. This analogy makes things easier for me.
English
0
0
0
6
rohith kapse
rohith kapse@rohith1994kc·
@S2SmeX How to understand that block required for embedded people to work ??
English
1
0
0
6