BreakingTaps

4.5K posts

BreakingTaps banner
BreakingTaps

BreakingTaps

@BreakingTaps

Material Science, Microfabrication, Microscopy He/him. @[email protected] (Fedi) / @breakingtaps.com (Blue)

Katılım Aralık 2020
502 Takip Edilen9.5K Takipçiler
Sabitlenmiş Tweet
BreakingTaps
BreakingTaps@BreakingTaps·
I made a liquid metal ion thruster so you don't have to ☺️ (it was very difficult 😩)
English
22
51
619
55K
BreakingTaps retweetledi
Greg
Greg@GregDavill·
Want to design and work on RISCV silicon? We're hiring! iqonicworks.com/careers/
Greg tweet media
English
8
20
227
12.9K
BreakingTaps retweetledi
Matthew Venn
Matthew Venn@matthewvenn·
5 years ago my first ever chip had a deadly error. This is the video I couldn’t make then - join me at 18:00 CEST for the premiere! youtube.com/watch?v=plcgYP…
YouTube video
YouTube
English
1
5
27
2.8K
BreakingTaps
BreakingTaps@BreakingTaps·
Saw everyone dunking on this and thought it might be overly harsh. But even the images are Gemini AI slop 😐 Like come on guys, at least spend 5min to find real images of a Mill-Turn or automation cell It's not an important detail, but details are important in manufacturing
BreakingTaps tweet mediaBreakingTaps tweet media
Y Combinator@ycombinator

Prototyping.io is building autonomous manufacturing systems to turn CAD designs into high-quality mechanical parts as fast as one day. They’re already saving weeks on hardware iteration cycles for multi-billion dollar companies by delivering high-quality parts, while doing $400k in monthly revenue. Congrats on the launch, @Revanth279 & @ThePreritOberai! ycombinator.com/launches/QFc-p…

English
12
4
200
12.4K
BreakingTaps
BreakingTaps@BreakingTaps·
@jwt0625 (and made a less jank metal version a while back too)
BreakingTaps tweet media
English
0
0
1
61
BreakingTaps
BreakingTaps@BreakingTaps·
@jwt0625 Yeah I made a video about it a few years back. Bob popped in and left a comment and a link to that video 🤩 (pinned comment, think YT has since deleted the link though) youtube.com/watch?v=5MxH1s…
YouTube video
YouTube
English
1
0
1
106
BreakingTaps
BreakingTaps@BreakingTaps·
1970's LayoutMaxxing
BreakingTaps tweet media
English
3
14
292
10K
kache
kache@yacineMTB·
We are going to see a huge shortage of microcontrollers soon
English
103
66
1.9K
1.1M
BreakingTaps
BreakingTaps@BreakingTaps·
@Physburgh Alas no, packaged by a contractor that the wafer.space folks found. (Did have a wirebonder for a while, but sold it when I moved)
English
0
0
1
12
BreakingTaps
BreakingTaps@BreakingTaps·
@massbtaye Ah yeah, forgot to take a photo of that. There's a mezzanine style connector on the back (photo from an earlier prototype board but I think it's the same as mine)
BreakingTaps tweet mediaBreakingTaps tweet media
English
0
0
4
74
B
B@massbtaye·
@BreakingTaps Dumb question, are there SMD pads on the backside of the COBs? I don’t see how you access the connections otherwise.
English
1
0
1
65
BreakingTaps
BreakingTaps@BreakingTaps·
First set of COB-mounted dies are here! Waiting on a connector then time start testing these little guys out 🤞
BreakingTaps tweet mediaBreakingTaps tweet media
English
3
3
41
1.1K
logic destroyer
logic destroyer@splinedrive·
@BreakingTaps I need to redo the PCB around the connector because the wiring is wrong. 😮‍💨
English
2
0
1
82
logic destroyer
logic destroyer@splinedrive·
For now, a die shot by Leo Moser. KianV Linux ASIC SoC
logic destroyer tweet media
logic destroyer@splinedrive

First silicon just arrived. These dies are from the first wafer of my GF180MCU based Linux SoC KianV, built with a fully open source ASIC flow. This chip was part of the wafer.space GF180MCU run and hardware validation comes next. Big thanks to Leo Moser for help with the ASIC flow and to @mithro and @evezor for their guidance along the way. The picture shows the first dies. More bring up updates soon.

English
5
6
40
2.3K
BreakingTaps
BreakingTaps@BreakingTaps·
@RenhaTou Digital design, so it's a lot of verilog that gets "compiled" down to standard cells which are placed/routed by solvers. Not a whole lot of manual layout for all-digital designs
English
0
0
0
20
BreakingTaps
BreakingTaps@BreakingTaps·
@brazhii Yunno the frontier models are surprisingly decent at simple verilog. They do get confused easily due to the nature of hardware timing, but are good at laying down boilerplate or sketching out ideas that you go back and fix up
English
0
0
1
19
BreakingTaps
BreakingTaps@BreakingTaps·
@lithos_graphein @guyinchi982 I think the grand goal of wafer.space is to prove to fabs that there's enough activity/demand on these old nodes to get access to some of the more modern nodes. Hope it happens! 🤞
English
1
0
2
40