Pablo T.

1.8K posts

Pablo T. banner
Pablo T.

Pablo T.

@controlpaths

Full time FPGA designer and DSP enthusiast. Also I write a blog about FPGA and DSP where I share projects and treaks.

Spain Katılım Eylül 2021
861 Takip Edilen5.7K Takipçiler
Pablo T.
Pablo T.@controlpaths·
@emsysfpga I can try it, but I am quite sure that it won't work
English
0
0
2
22
Pablo T.
Pablo T.@controlpaths·
A 35B parameters model (with 3B active per token) in an embedded board. Next months are going to be insane.
Sipeed@SipeedIO

High performance #RISCV (RVA23) K3 SBC coming soon! Up to 32GB DDR5, 60T int4 NPU, able to run Qwen3.5 35B-A3B @ 15tps~ Support Ubuntu2604 ! Vote for your preferred config and get early access when it launches next month! sipeed.com/k3/vote

English
23
116
1.8K
204.6K
Pablo T.
Pablo T.@controlpaths·
A little advance of a project I am working on. lut7.dev
English
0
2
9
860
Pablo T.
Pablo T.@controlpaths·
@ScalaWilliam I just wanted to see how ot works with Verilog code. It is good enough reviewing code but quite bad writing it.
English
0
0
1
145
Pablo T.
Pablo T.@controlpaths·
Deepseek Coder 6.7b running on a Ryzen 9 5900 without GPU. Surprisingly, at least for me, it works quite fast.
Pablo T. tweet media
English
6
2
65
7.3K
Pablo T.
Pablo T.@controlpaths·
@lollipop_stat But it is using the 50% of the RAM. I will test it again with llama.cpp.
English
1
0
1
431
Lollipop
Lollipop@lollipop_stat·
@controlpaths you would not need to use all those cores, ddram is the bottleneck. using all cores means tons of evictions that slow everything down, try 8 instead. and better using llama.cpp or ik_llama.cpp
English
1
0
2
490
Pablo T. retweetledi
Owen Brake
Owen Brake@OwenBrakes·
The RF world is insane. Researchers recovered AES-128 keys from a Bluetooth chip by listening to its own antenna from 10 meters away. Crypto-engine switching noise couples into the RF chain, rides the 2.4 GHz carrier, and leaks out as radio.
Owen Brake tweet mediaOwen Brake tweet mediaOwen Brake tweet media
English
109
859
6.4K
344.7K
Pablo T. retweetledi
jlcjak
jlcjak@jlcjak·
Btw this is 40MSPS oscilloscope *and* an FPGA inside of a Framework laptop expansion card form factor. You can program the fpga directly and get a 40MB/s channel to it. Oh and it literally costs less than $30 to make even at low quantities I will be ordering it and writing some firmware for it, stay tuned!
i2cjak@i2cjak

day 4 of designing* more and more complicated Framework EXPANSION CARDS until they give me a free laptop SPECIAL GUEST FEATURE FROM MY BEST FRIEND @jlcjak A WHOLE OSCILLOSCOPE IN A FRAMEWORK EXPANSION CARD! 10MHz. THIS GUY IS CRACKED FULL EE LAB IN THA FRAMEWORK

English
17
49
956
51.6K
Gabs
Gabs@constrainterror·
Lo prometido es deuda. Unboxing de mi nuevo @slimbook creative (no es publi, que esto lo pagué yo). El diseño personalizado está guapardo y el logo del centro es de mi colega @Gloxker Teclado RGB Nvidia 5070 AMD Ryzen AI9 Cosas natsis dentro Y se va a comer un arch con hyprland como un camión (me niego a meter Omarchy) Perdonad por la grabación de boomer, pero mi modernez es limitada
Español
19
7
41
5.4K
Pablo T.
Pablo T.@controlpaths·
Just so you know, the GitHub Copilot tokens will be reset tomorrow.
English
0
0
4
592
Pablo T.
Pablo T.@controlpaths·
@ivanvnucec @AMD I am just in the opposite side xD I don't like the Eclipse based haha. I am not sure in the newer versions, but a few versions ago, you could open the vitis classic environment instead of the new one. The executable was vitis_classic
English
0
0
3
36
Ivan Vnučec
Ivan Vnučec@ivanvnucec·
@controlpaths @AMD Boy do I hate this new vscode based Vitis. I prefer the eclipse one. Thanks for the writeup. Ive enjoyed it.
English
1
0
1
53
Pablo T.
Pablo T.@controlpaths·
Last weekend I was using for the first time a Versal ACAP based board, the flagship family of @AMD . CIPS, NOC, AIE-ML were terms unknown for me, now I met them and it was quite well. controlpaths.com/2026/04/26/exp…
English
1
0
11
911
Pablo T. retweetledi
Edmund Humenberger
Edmund Humenberger@ico_TC·
Unimagineable 10 years ago, but now a practical reality. Generate a configuration bitstream with open source tools for a Xilinx FPGA with video camera and display. Even though our web based server caas.symbioticeda.com Possible thanks to github.com/openxc7 and its contributors Done and demoed by @regymm0 on cheap indian board!!! Funded by EU money.
Edmund Humenberger tweet mediaEdmund Humenberger tweet media
English
10
48
419
21.9K
Pablo T.
Pablo T.@controlpaths·
My partner for the FPGA Developer's Forum at @CERN is this tiny but powerful @AMD Versal ACAP board, the @iwave_systems iW-RainboW-G57M.
Pablo T. tweet media
English
1
4
97
3.6K
Pablo T.
Pablo T.@controlpaths·
@dvirdc The board looks amazing. I am going to use it to implement a real-time simulator for hardware systems. I will share everything on my blog.
English
0
0
2
53
dvir
dvir@dvirdc·
@controlpaths Kewl! Looks like a nice board, what are you building with it?
English
1
0
1
201
Pablo T.
Pablo T.@controlpaths·
Today was a HW day early in the morning, and now it's being a HW/SW day with Versal.
Pablo T. tweet mediaPablo T. tweet media
English
1
9
177
7.7K